


Fig. 1

TOP SECRET

22**Fig. 2**




Fig. 3A




Fig. 3B

100




Fig. 4A

33





Fig. 4B

**Fig. 5**

40




Fig. 6

52-

53-

54-

55-


56-

57-

	50 	51 /
	Iteration 1	Iteration 2
P	(5, 0, 1, 2, 4, 3, 7, 6)	(3, 5, 7, 0, 1, 2, 4, 6)
MISes in P	(5)(0, 1, 2, 4)(3, 7)(6)	(3, 5, 7), (0, 1, 2, 4, 6)
Combining MISes	(5, 3, 7),(0, 1, 2, 4, 6)	(3, 5, 7, 0, 1, 2, 4, 6)
Sorting	(3, 5, 7), (0, 1, 2, 4, 6)	(0, 1, 2, 3, 4, 5, 6, 7)
New Arrangement	(3, 5, 7, 0, 1, 2, 4, 6)	(0, 1, 2, 3, 4, 5, 6, 7)
Control bits for GRP instruction	(1, 0, 1, 0, 0, 0, 0, 1)	(1, 1, 1, 0, 1, 0, 1, 0)


Fig. 7

60




A)

Fig. 8A




B)

Fig. 8B



C)

Fig. 8C



D)

Fig. 8D




Fig. 9A

70






Fig. 9B

**Fig. 10**

80



- ☐ z bits: bits whose control bits are 0
- ☒ bits whose control bits are 1
- ☒ invalid values

Fig. 11

85




Fig. 12

T04050-6605050

90




Fig. 13

92






Fig. 14

94

**Fig. 15**

**Fig. 16**




Fig. 17




Fig. 18A





Fig. 18B

FIG. 18B

**Fig. 19**

110




Fig. 20




Fig. 21




Fig. 22




Fig. 23